

**SOME SCIENTIFIC APPLICATIONS OF
THE 803-B**

Science

University of Aberdeen
University of Exeter
University of Reading
University of Hull
University of Leicester
Technical University of Helsinki
Brunel College of Technology
Bristol College of Science and Technology
TNO IWECO Institute (Delft)
Technische Hochschule (Darmstadt)
Birmingham College of Advanced Technology
University of Wroclaw (Poland)
Mullard Ltd. — Research Lab. (Salfords)
Royal Radar Establishment (Worcestershire)

Engineering

G. P. O. Research Station — London
Philipp Holzmann A. G. — Frankfurt
Electrotechnical Institute — Warsaw
Koch & Mazzucki — Hannover
The Lummus Co. Ltd. — London
Mullard Ltd. — Laboratory — Southampton
Fairley Aviation Div. Aircraft Ltd. — Hayes
De Havilland Aircraft Co. Ltd. — London
Lummus Company Inc. — N. York
United Kingdom Atomic Energy Authority — Calder Hall
Brush Electrical Engineering Co. Ltd. — Loughborough

NCR

ELLIOTT

803-B

**ELECTRONIC
COMPUTER**

**LABORATÓRIO
NACIONAL
DE
ENGENHARIA
CIVIL**

**SCIENTIFIC
APPLICATIONS
OF THE**

NCR

**THE NATIONAL CASH REGISTER CO.
OF PORTUGAL, S. A. R. L.**

Av. do Brasil, 56, 3.º — Telef. 76 60 41/7 — LISBOA 5

SEP. 16 - OCT. 6
1962

1620 CHARACTER CODING

Alphanumeric Character	Input			Core Storage		Output		
	Typewriter	Type	Card	Alpha	Num	Typewriter	Type	Card
(Blank)	(Space)	C	(Blank)	C	C	(Space)	C	(Blank)
(Period)	.	X0821	12, 3, 8	C	3	.	X0821	12, 3, 8
))	X0C84	12, 4, 8	C	4)	X0C84	12, 4, 8
+	+	X0C	12	1	C	+	X0C	12
\$	\$	X0821	11, 3, 8	1	3	\$	X0821	11, 3, 8
*	*	X84	11, 8, 4	1	4	*	X84	11, 4, 8
- (Hyphen)	-	X	11	2	C	-	X	11
/	/	0C1	0, 1	2	1	/	0C1	0, 1
(Comma)	,	0C821	0, 3, 8	2	3	,	0C821	0, 3, 8
((084	0, 4, 8	2	4	(084	0, 4, 8
=	=	821	3, 8	3	3	=	821	3, 8
•	•	C84	4, 8	3	4	•	C84	4, 8
A-I	A-I	X0, 1-9	12, 1-9	4	1-9	A-I	X0, 1-9	12, 1-9
0 (-)	(None)	(None)	11, 0	5	C	- (Hyphen)	X	11, 0
J-R	J-R	X, 1-9	11, 1-9	5	1-9	J-R	X, 1-9	11, 1-9
1-9 (-)	J-R	X, 1-9	11, 1-9	5	1-9	J-R	X, 1-9	11, 1-9
S-Z	S-Z	0, 2-9	0, 2-9	6	2-9	S-Z	0, 2-9	0, 2-9
0 (+)	0	0	0 or 12, 0	7	C	0	0	0
1-9 (+)	1-9	1-9	1-9	7	1-9	1-9	1-9	1-9
‡	‡	082	0, 2, 8	C	C28	(Stop)	EOL	0, 2, 8
Numerical Character								
(Blank)	(Space)	C	(Blank)	C	0	0	0	0
0 (+)	0	0	0	C	0	0	0	0
0 (-)	0	X, X0C	11, 0	F	0	X	X	11, 0
1-9 (+)	1-9	1-9	1-9	1-9	1-9	1-9	1-9	1-9
1-9 (-)	1-9	X, 1-9	11, 1-9	1-9	1-9	X, 1-9	X, 1-9	11, 1-9
‡	‡	082	0, 2, 8	C82	(Stop, WN)	EOL (WN)	082 (DN)	0, 2, 8
Num Blank †	•	C84	4, 8	C84	•	C84	(Blank)	

† For Card Format Use Only

SIGNIFICANCE OF P & Q ADDRESS

Operation Code	P Address	Q Address
11—Add (I)*	Memory address of units position of Augend.	Q ₁ of instruction is units position of Addend.
21—Add	Same as Code 11.	Memory address of units position of Addend.
12—Subtract (I)*	Memory address of units position of Minuend.	Q ₁ of instruction is units position of Subtrahend.
22—Subtract	Same as Code 12.	Memory address of units position of Subtrahend.
13—Multiply (I)*	Memory address of units position of Multiplicand.	Q ₁ of instruction is units position of Multiplier.
23—Multiply	Same as Code 13.	Memory address of units position of Multiplier.
14—Compare (I)*	Memory address of units position of the field to which another field is to be compared.	Q ₁ of instruction is units position of the field at the P address.
24—Compare	Same as Code 14.	Memory address of units position of the field to be compared with the field at the P address.
15—Transmit Digit (I)*	Memory address to which single digit is to be transmitted.	Q ₁ of instruction is the single digit to be transmitted.
25—Transmit Digit	Same as Code 15.	Memory address of single digit to be transmitted.
16—Transmit Field (I)*	Memory address to which units position of the field is to be transmitted.	Q ₁ of instruction is the units position of the field to be transmitted.
26—Transmit Field	Same as Code 16.	Memory address of units position of the field to be transmitted.
17—Branch and Transmit (I)*	"P minus one" is the memory address to which the units position of the Q field is to be transmitted. "P" is the memory address of the high-order digit of the next instruction to be interpreted and executed.	Q ₁ of instruction is the units position of the field to be transmitted.
27—Branch and Transmit	Same as Code 17.	Memory address of units position of the field to be transmitted.
18—Load Dividend (I)*	Memory address in Product Area to which units position of field (Dividend) is to be transmitted.	Q ₁ of instruction is the units position of the field (Dividend) to be transmitted.
28—Load Dividend	Same as Code 18.	Memory address of the units position of the field (Dividend) to be transmitted.
19—Divide (I)*	Memory address at which first subtraction of the Divisor is to occur.	Q ₁ of instruction is the units position of the Divisor.
29—Divide	Same as Code 19.	Memory address of units position of Divisor.
31—Transmit Record	Memory address to which high-order position of record is to be transmitted.	Memory address of high-order position of the record to be transmitted.
32—Set Flag	Memory address at which flag bit is to be placed.	Not used.
33—Clear Flag	Memory address from which flag bit is to be cleared.	Not used.
34—Control	Not used.	Q ₁ and Q ₂ specify input-output device. Q ₃ specifies control function to be performed.
35—Dump Numerically	Memory address from which first numerical character is to be written.	Q ₁ and Q ₂ specify output device.
36—Read Numerically	Memory address at which first numerical character is to be stored.	Q ₁ and Q ₂ specify input device.
37—Read Alphanumerically	Memory address at which numerical digit of first character is to be stored. (Zone digit of first character will be stored at "P minus one.")	Same as Code 36.
38—Write Numerically	Memory address from which first numerical character is to be written.	Same as Code 35.
39—Write Alphanumerically	Memory address for numerical digit of first character to be written. (Zone digit of first character is at "P minus one.")	Same as Code 35.
41—No Op	Not used.	Not used.
42—Branch Back	Not used.	Not used.
43—Branch On Digit	Memory address of the high-order digit of the next instruction to be interpreted and executed, if Branch occurs. (Not used if Branch does not occur.)	Memory address to be interrogated for the presence of a significant digit (not a zero).
44—Branch No Flag	Same as Code 43.	Memory address to be interrogated for the presence of a flag bit.
45—Branch No Record Mark	Same as Code 43.	Memory address to be interrogated for the presence of a Record Mark character.
46—Branch Indicator	Same as Code 43.	Q ₁ and Q ₂ digits specify program switch or indicator to be interrogated for status.
47—Branch No Indicator	Same as Code 43.	Same as Code 46.
48—Halt	Not used.	Not used.
49—Branch	Memory address of the high-order digit of the next instruction to be interpreted and executed.	Not used.
71—Move Flag	Memory address of flag to be moved.	Memory address to which flag is to be moved.
72—Transfer Numerical Strip	Memory address of the units position of the alphanumeric field.	Memory address of the units position of the numerical field.
73—Transfer Numerical Fill	Same as Code 72.	Same as Code 72.

* Immediate.


ALLOWABLE INDIRECT ADDRESSING

Arithmetic Instructions:	MNEMONIC	CODE	P & Q	P
Add	A	21	×	
Add Immediate	AM	11		×
Subtract	S	22	×	
Subtract Immediate	SM	12		×
Multiply	M	23	×	
Multiply Immediate	MM	13		×
Load Dividend	LD	28	×	
Load Dividend Immediate	LDM	18		×
Divide	D	29	×	
Divide Immediate	DM	19		×
Internal Data Transmission Instructions:				
Transmit Digit	TD	25	×	
Transmit Digit Immediate	TDM	15		×
Transmit Field	TF	26	×	
Transmit Field Immediate	TFM	16		×
Transmit Record	TR	31	×	
Transfer Numerical Strip	TNS	72	×	
Transfer Numerical Fill	TNF	73	×	
Logic (Compare and Branch) Instructions:				
Compare	C	24	×	
Compare Immediate	CM	14		×
Branch	B	40	×	
Branch No Flag	BNF	44	×	
Branch No Record Mark	BNR	45	×	
Branch On Digit	BD	43	×	
Branch Indicator	BI	46		×
Branch No Indicator	BNI	47		×
Branch and Transmit	BT	27	×	
Branch and Transmit Immediate	BTM	17		×
Branch Back	BB	42		
Input-Output Instructions:				
Read Numerically	RN	36		×
Write Numerically	WN	38		×
Dump Numerically	DN	35		×
Read Alphanumerically	RA	37		×
Write Alphanumerically	WA	39		×
Control	K	34		
Program Control Instructions:				
Set Flag	SF	32		×
Clear Flag	CF	33		×
Move Flag	MF	71	×	
Halt	H	48		
No Operation	NOP	41		

1620 STORAGE REGISTERS

Register	Function
IR-1	Contains address of next instruction if machine is stopped with stop key or halt instruction.
OR-2	Saves return address when BT and BTM instructions are executed.
OR-1	Contains Q address after 1-cycle of an instruction.
OR-2	Contains P address after 1-cycle of an instruction.
OR-3	Retains address of low-order multiplier digit during multiplication.
PR-1	Saves return address when a save key operation occurs. Decremental for each new multiply digit during multiply.
PR-2	Decremental for each new multiplicand digit during multiply.
PR-3	Used to add partial product to each multiply cycle result.
MARK	Addresses core storage.
MIR	Receives digits entering or leaving core storage.
MOR	Receives addressed digit entering or leaving core storage.
Digit	Stores partial product during multiplication.
OP	Contains op code of instruction just executed if machine is stopped with stop key or halt instruction.
Multiplier	Contains multiplier digits during multiply operation.
Sense & Branch	Contains I/O device code during input/output operations. Units positions used to develop each quotient digit during divide operation.
Digit & Branch	On some machines, combines functions of Digit, Sense & Branch Registers.

INSTRUCTION FORMAT



GENERAL INFORMATION

1. Manufacturer: NCR - ELLIOTT
2. Fully transistorized
3. Price (basic system): £ 30,000
4. Large capacity storage
5. Input and output on paper tape, magnetic films, punched cards and teleprinter
6. Applications: Science, research, engineering, commercial, banks, etc.
7. First delivery: 1959
8. Number of computers sold:
 - End of 1961: 60
 - July of 1962: 100
9. Automatic floating point

Central processor

Internal representation: Binary
Basic frequency: 166.5 Kc/sec

Word dimension: 12 decimal digits

1. Integers: $-2^{38} \leq A \leq 2^{38} - 1$
2. Fractions: $-1 \leq A \leq +1 - 2^{-38}$
3. Floating point:
 $\pm 1.73 \times 10^{77} \leq A < \pm 5.8 \times 10^{76}$

Type of instruction: Single address (2 instructions each word)
Power (basic system): 0.8 KVA

Arithmetic unit (all automatics)

Type: serial

Additions and subtractions (12 Dec. digits): 576 microsec.

Jumps and decisions: 288 microsec.

Multiplications (12 Dec. digits): 864 to 12 096 microsec.

Divisions (24 Dec. digits): 12 096 microsec.

Main store unit

Type: Ferrite core

Capacity:

1. 8 192 words
2. 98 304 Dec. digits

1 Input (paper tape)

Type: Photoelectric reader
5 to 8 channel paper tape
Input rates:

- Maximum: 450 char./sec.
 - Binary tapes: About 300 char./sec.
 - Decimal tapes: 25 - 430 char./sec.
- Cards: 400 cards/min.

2 Output (paper tape)

Number of channels: 5 to 8
Speed: 100 Char./sec.
Cards: 100 cards/min.

Film handler units

Type: Magnetic film, 35 mm
Capacity (each spool):

1. 262 144 words
2. 3 145 728 decimal digits
3. 10 485 760 bits

Transfer rate: 7500 Dec. dig./sec.

Number of blocks per film spool: 4096

Number of words per block: 64

Number of tracks: 9

Length of film: 960 ft


Speed of film: 27.4 inches/sec

Programming systems

1. Autocode
2. Machinecode
3. Algol (Algebraic oriented language)

Units of the installation

1. Central Processor:
 - 8192 words
 - Automatic floating point
2. Power unit
3. Paper tape station (P. T. S.)



3. 327 680 bits.
- Access time and B-line modification: Included on the operation times given
Word capacity: 38 bits + 1 sign + 1 parity

4. Tape reader
5. Tape punch
6. Binary keyboard
7. Creed equipment (off-line)